P. Agarwal, A. Vidyarthi, and P. H. Madden, "Performance Analysis by Topology Indexed Lookup Tables," pp. 3579-3582, ISCAS05. A. R. Agnihotri, S. Ono, C. Li, M. C. Yildiz, A. Khatkhate, C.-K. Koh, and P. H. Madden, "Mixed Block Placement via Fractional Cut Recursive Bisection," IEEE Trans. on Computer-Aided Design, Vol 24, No. 5, pages 748-761, May 2005. P. H. Madden, "SuperSized VLSI: A Recipe for Disaster," EDP, April 2005. J. Westra, P. Groeneveld, T. Yan, and P. H. Madden, "Global Routing: Metrics, Benchmarks, and Tools," EDP, April 2005. A. R. Agnihotri, S. Ono, and P. H. Madden, "Recursive Bisection Placement: Feng Shui 5.0 Implementation Details", ISPD2005, pp. 230-232, April 2005. P. Ramachandaran, A. R. Agnihotri, S. Ono, P. Damodaran, K. Srihari, and P. H. Madden, "Optimal Placement by Branch-and-Price," pp. 337--341, ASPDAC05. C. Li, C.-K. Koh, and P. H. Madden, "Floorplan Management: Incremental Placement for Gate Sizing and Buffer Insertion," pp. 349--354, ASPDAC05. S. Ono and P. H. Madden, "On Structure and Suboptimality in Placement," pp. 331--336, ASPDAC05. C. Li, M. Xie, C.-K. Koh, J. Cong, and P. H. Madden, "Routability-Driven Placement and White Space Allocation," in ICCAD04. S. Pujari, R. M. Smey, T. Yan, H. H. Madden, and P. H. Madden, "Interconnect Synthesis for Lithography and Manufacturability in Deep Submicron Design," in SASIMI04. S. Ono and P. H. Madden, "Clusters First? A Study of Circuit Structure and Placement" in MWSCAS04. S. Adya, M. C. Yildiz, I. L. Markov, P. G. Villarrubia, P. N. Parakh, and P. H. Madden, "Benchmarking for Large-Scale Placement and Beyond," IEEE Trans. Computer Aided Design of Integrated Circuits and Systems, 23(4), April 2004. A. Khatkhate, C. Li, A. R. Agnihotri, M. C. Yildiz, S. Ono, C.-K. Koh, and P. H. Madden, "Recursive Bisection Based Mixed Block Placement," in Proc. International Symposium on Physical Design, April 2004. A. R. Agnihotri, M. C. Yildiz, A. Khatkhate, A. Mathur, S. Ono, and P. H. Madden, "Fractional Cut: Improved Recursive Bisection Based Placement," in Proc. ICCAD 2003. R. Hadsell and P. H. Madden, "Improved Global Routing by Amplified Congestion Estimation," Design Automation Conference, June 2003, pp. 28--34. A. Agnihotri and P. H. Madden, "Congestion Reduction in Traditional and New Routing Architectures," Great Lakes Symposium on VLSI, April 2003, pp. 211--214. S. N. Adya, I. L. Markov, P. G. Villarrubia, P. Parakh, M. C. Yildiz, and P. H. Madden, "Benchmarking for Large-Scale Placement and Beyond,", International Symposium on Physical Design, April 2003, pp. 95--. R. M. Smey, W. Swartz, and P. H. Madden, "Crosstalk Minimization during Detail Routing," Design Automation and Test Europe, March 2003, pp. 862-- M. C. Yildiz and P. H. Madden, "Preferred Direction Steiner Trees," IEEE Trans. Computer Aided Design of Integrated Circuits and Systems, 21(11), November 2002, pp. 1368--1372. P. H. Madden, "Reporting of Standard Cell Placement Results," IEEE Trans. Computer Aided Design of Integrated Circuits and Systems, 21(2), February 2002, pp. 240--247. J. Cong, C.-K. Koh, and P. H. Madden, "Interconnect Layout Optimization Under Higher-Order RLC Model for MCM Designs," IEEE Trans. Computer Aided Design of Integrated Circuits and Systems, 20(12), December 2001, pp. 1455--1463. F. Khundakjie, N. B. Abu-Ghazaleh, M. C. Yildiz and P. H. Madden, "Parallel VLSI Standard Cell Placement on a Cluster of Workstations," Proc. IEEE Clusters, October 2001, pp. 529-553. M. C. Yildiz and P. H. Madden, "Improved Cut Sequences for Partitioning Based Placement", Proc. Design Automation Conference, 2001, pp. 776--779. P. H. Madden, "Reporting of Standard Cell Placement Results, Proc. Int'l Symp. on Physical Design, 2001, pp. 30--35. M. C. Yildiz and P. H. Madden, "Preferred Direction Steiner Trees", GLSVLSI2001, 2001, pp. 56--61. M. C. Yildiz and P. H. Madden, "Global Objectives for Standard Cell Placement", GLSVLSI2001, 2001, pp. 68--72. N. Ternullo, N. Mehravari, R. J. Szczerba, and P. H. Madden, "InfoFlo: A Novel Communications Infrastructure for PDAs," Proc. IEEE SMC, 2000. C.-K. Koh and P. H. Madden, "Manhattan or non-Manhattan? A Study of Alternative VLSI Routing Architectures", GLSVLSI 2000. P. H. Madden, "Partitioning by Iterative Deletion", Proc. Int'l Symp. on Physical Design, 1999, pp. 83--89.